

SYSTEM DEFINITION OF A
MOS LSI MICROPROCESSOR


13 MAY 1970

Prepared For

COMPUTER TERMINAL CORPORATION
9725 DATA POINT DRIVE
SAN ANTONIO, TEXAS
78228



TEXAS INSTRUMENTS INCORPORATED
P.O. BOX 66027
HOUSTON, TEXAS 77006




PROPRIETARY INFORMATION

TABLE OF CONTENTS

SECTION	TITLE
I.	INTRODUCTION
II.	BASIC MACHINE ORGANIZATION
A.	Processor Block Diagram
B.	Memory Organization
C.	Timing Generator
III.	BASIC INSTRUCTION CYCLE
A.	General Instruction Timing Diagram
B.	Instruction Cycle Time Chart
IV.	DATA FLOW
A.	Instruction Set
B.	Data Flow Chart
C.	Instruction Data Flow Timing Diagram
V.	SUBSYSTEM DESCRIPTION
A.	Memory
B.	Program Counter and Stack
C.	Arithmetic-Logic Unit
D.	Registers and Gating
E.	Timing Generator and Memory Counter
VI.	MOS 2 ϕ DYNAMIC LOGIC CELL DESCRIPTION
VII.	LOGIC SIMULATION EXAMPLE


INTRODUCTION

This report serves to define the system organization of an MOS/LSI Computer Processor. This system definition represents the first phase of a three part program to develop and manufacture MOS/LSI circuits for the CTC Data Point 2200 Business Terminal. The primary considerations of the system design is to utilize techniques ideally suited to MOS to design a low cost microprocessor within the performance limits set by CTC. During the system design, critical timing paths were defined and various logic and circuit techniques were evaluated in order to optimize the system performance. As a result, much of the logic and MOS design of phases two and three has been completed so that complications in the latter phases may be minimized.




MATERIAL			
FINISH			
DESIGNED BY	DATE	DESIGNED BY	DATE
DESIGNER	5/13/70	DESIGNER	
CHECKER	DATE	CHECKER	DATE
ENGINEER	DATE	ENGINEER	DATE
APPROVED	DATE	APPROVED	DATE
RELEASED	DATE	RELEASED	DATE
TEXAS INSTRUMENTS		01295	
TITLE		SYSTEM BLOCK DIAGRAM	
SCALE		CTC DP 2200	
B		PROPERTY	


V



A




MATERIAL			
FINISH			
DESIGNED BY	DATE	ISSUED	BY
DESIGNER	5/11/70	REV	BY
CHECKED	DATE	DATE	BY
ENGINEER	DATE	DATE	BY
APPROVED	DATE	DATE	BY
W. J. M.			
RELEASED	DATE	DATE	BY
TEXAS INSTRUMENTS		NO. 01295	
COMPONENTS		DATE	
TITLE			
INSTRUCTION			
TIMER			
CTC DP2200			
SCALE	B	PROFIT	DATE



ETC DP2200
 INSTRUCTION CYCLE TIMING
 5/12/70 SWS

REGISTER INSTRUCTION
CYCLE-TIMES


GM 5/10/70



IMMEDIATE INSTRUCTIONS


CYCLE - TIMES

JNB 5/12/70




MEMORY INSTRUCTION
CYCLE-TIMES

5/12/72




JUMP INSTRUCTION
CYCLE-TIMES

SNV 5/12/70



RETURN INSTRUCTION
CYCLE-TIMES

4112 51210



CTC DP2200
INSTRUCTION SET
5/12/70 LWB

MNEUMONIC	OPERATION	O ₁ , I ₀	I ₀ , I ₁	I ₁ , I ₁₀
Lr ₁ r ₂	(r ₁) ← (r ₂)	3	d	s
LrM	(r) ← MEM			
LMr	MEM ← (r)			
Lr, <exp>	(r) ← <exp>	0	d	6
Or	A ← A ⊙ (r), C ₂ SP ← 0/A	2	p	s
Om	A ← A ⊙ MEM, C ₂ SP ← 0/A			
O, <exp>	A ← A ⊙ <exp>, C ₂ SP ← 0/A	0	p	4
JMP, <exp>	P ← <exp>	1	TRUE ff	C ₀ C ₁ C ₂ C ₃ C ₄ C ₅ C ₆ C ₇
JTC, <exp>	C → P ← <exp>; C → P ← P+3			
JFC, <exp>	C → P ← <exp>; C → P ← P+3			
CALL, <exp>	STACK ← P, JMP			
CTC, <exp>	C → STACK ← P, JTC			
CFC, <exp>	C → STACK ← P, JFC			
RETURN	P ← STACK			
RTC	C → P ← STACK	0	TRUE ff	C ₀ C ₁ C ₂ C ₃ C ₄ C ₅ C ₆ C ₇ X0
RFC	C → P ← STACK	0	00	TRUE ff
SLC	A ← I ↓ A, CARRY ← A ₇			
SRC	A ← I ↑ A, CARRY ← A ₀			
INPUT	A ← IDL	1	00X	XX1
EXT	EX ← 1	1	XXX	XX1
HALT	STOP ← 0	0	0	00X
		3	7	7

O	P	r	s, d
AD	0	A	0
AC	1	B	1
SU	2	C	2
SB	3	D	3
ND	4	E	4
XR	5	H	5
OR	6	L	6
CP	7	M	7

C	ff
CARRY	00
ZERO	01
SIGN	10
PARITY	11

INTERRUPTS

*HALT → STOP ← 0
 *CONT → STOP ← 0
 *REST → ENTRY → P ← 101



A
SIZE

PROPRIETARY INFORMATION

SHEET

INSTRUCTION	ENTRY	ITD	DATA FLOW	Q1/B 9-10/70	PG 1/4
RESTART	\$REST	0	STOP ← '1'		
		1			
		4	RWI ← '101'		
		S,E	P ← 0		
		F	STOP ← '0'		
		.			
		.			
		.			
LBA	P=T	0	STOP ← '1', M ← MEM		
		1	I ← M		
		4	RWI ← '101'		
		S,E	B ← A, A ← A, P ← P+1		
		F	STOP ← '0'		
LCM	P=T	0	STOP ← '1', M ← MEM		
		1	I ← M		
		4	RWI ← '100', STACK ← P		
		S,E	D ← H ⊕ L, H ← H, L ← L		
		F	STOP ← '0'		
		.			
		.			
		.			
	P=T	0	STOP ← '1', M ← MEM		
		1			
		4	P ← STACK, RWI ← '101'		
		S,E	C ← M, P ← P+1		
		F	STOP ← '0'		
		.			
		.			
		.			
LD (exp)	P=T	0	STOP ← '1', M ← MEM		
		1	I ← M		
		4	RWI ← '100'		
		S,E	P ← P+1		
		F	STOP ← '0'		
	P=T	0	STOP ← '1', M ← MEM		
		1			
	"	4	RWI ← '101'		
		S,E	D ← M		
		F	STOP ← '0'		

LME	P=T	0 1 4 S,E F	STOP ← '1', M ← MEM I ← M RWI ← '000', STACK ← P P ← H ⊕ L, H ← H, L ← L, M ← E STOP ← '0' . . .
	P=T	0 1 4 S,E F	STOP ← '1' MEM ← M MEM ← M RWI ← '101', P ← STACK P ← P+1 STOP ← '0' . . .
⊙ H	P=T	0 1 4 S,E F	STOP ← '1', M ← MEM I ← M RWI ← '101' A ← A ⊙ H ⊙ CARRY, P ← P+1 STOP ← '0'
⊙ M	P=T	0 1 4 S,E F	STOP ← '1', M ← MEM I ← M RWI ← '100', STACK ← P P ← H ⊕ L STOP ← '0' . . .
	P=T	0 1 4 S,E F	STOP ← '1', M ← MEM MEM ← M RWI ← '101', P ← STACK P ← P+1, A ← A ⊙ M ⊙ CARRY STOP ← '0' . . .

INSTRUCTION	ENTRY	IT	DATA FLOW	QWB 4/10/70	PG 3/4	
$\odot \langle \text{exp} \rangle$ JMP $\langle \text{exp} \rangle$ CALL $\langle \text{exp} \rangle$	P=T	0	STOP \leftarrow '1', M \leftarrow MEM			
		1	I \leftarrow M			
		4	RWI \leftarrow '100'			
		S,E		P \leftarrow P+1		
	F		STOP \leftarrow '0'			
		P=T	0	STOP \leftarrow '1', M \leftarrow MEM		
	1					
	4		RWI \leftarrow '101'			
		S,E		A \leftarrow A \odot M \odot CARRY, P \leftarrow P+1		
	F		STOP \leftarrow '0'			
	P=T	0	STOP \leftarrow '1', M \leftarrow MEM			
1		I \leftarrow M				
4		RWI \leftarrow '100'				
	S,E		P \leftarrow P+1			
F		STOP \leftarrow '0'				
	P=T	0	STOP \leftarrow '1', M \leftarrow MEM			
1						
4		RWI \leftarrow '100'				
	S,E		P \leftarrow P+1, N \leftarrow M			
F		STOP \leftarrow '0'				
	P=T	0	STOP \leftarrow '1' M \leftarrow MEM			
1						
4		RWI \leftarrow '101', PUSH \supset STACK \leftarrow P				
	S,E		P \leftarrow N \odot M			
F		STOP \leftarrow '0'				
		.				
		.				
		.				
JFc $\langle \text{exp} \rangle$ CFc $\langle \text{exp} \rangle$	P=T	0	STOP \leftarrow '1', M \leftarrow MEM			
		1	I \leftarrow M			
		4	RWI \leftarrow '100'			
		S,E		P \leftarrow P+1		
	F		STOP \leftarrow '0'			
		P=T	0	STOP \leftarrow '1' M \leftarrow MEM		
	1					
	4		RWI \leftarrow '100'			
		S,E		P \leftarrow P+1, N \leftarrow M		
	F		STOP \leftarrow '0'			
	P=T	0	STOP \leftarrow '1', M \leftarrow MEM			
1						
4		RWI \leftarrow '101', PUSH \supset STACK \leftarrow P				
	S,E		(C) \supset P \leftarrow N \odot M, (C) \supset P \leftarrow P+1			
F		STOP \leftarrow '0'				


REVERSE
CONDITIONS
FOR JTC & CTC

INSTRUCTION	ENTRY	IT	DATA FLOW	< QWB 4/10/70 PG 4/4 >
RETURN	P=T	0	STOP ← '1', M ← MEM	
		1	I ← M	
		4	P ← STACK, RWI ← '101'	
		S,E	P ← P+1	
		F	STOP ← '0'	
		.		
		.		
		.		
RFc RTC	P=T	0	STOP ← '1', M ← MEM	
		1	I ← M	
		4	STOP RWI ← '101', T(C)VF(C) ⇒ P ← STACK	
		S,E	P ← P+1	
		F	STOP ← '0'	
		.		
		.		
		.		
SLC SRC	P=T	0	STOP ← '1', M ← MEM	
		1	I ← M	
		4	RWI ← '101'	
		S,E	LEFT ⇒ A' ← I ↓ A, RIGHT ⇒ A ← I ↑ A,	
		F	STOP ← '0', P ← P+1	
INPUT	P=T	0	STOP ← '1', M ← MEM	
		1	I ← M	
		4	RWI ← '101', A ← IZL	
		S,E	P ← P+1	
		F	STOP ← '0'	
EXT	P=T	0	STOP ← '1', M ← MEM	
		1	I ← M	
		4	RWI ← '101', STA ← I/O	
		S,E	P ← P+1	
		F	STOP ← '0'	
HALT	P=T	0	STOP ← 1, M ← MEM	
		1	I ← M	
		4	RWI ← '101'	
		S,E	P ← P+1	
		F	STOP ← '0'	
			#HALT interlocks STOP at first IT=F	
			#CONT ⇒ STOP ← '0'	



CTC-DP2200

P-Stack Chip

Block Diagram




JVD/ERC
5/13/70




DP 2200 P-STACK BI-DIRECTIONAL
SHIFT REGISTER

JPD
1/8/70

CTC DP2200
 P-Register and Push-down Stack
 Add 1 and gating logic for P_L



ALU-REGISTER BLOCK DIAGRAM



PROPRIETARY INFORMATION

CTC DP 2200
REGISTER EQUATIONS
5/12/70 JWB

$$D(\text{CARRY}) = A_{-2} \text{ (SHIFT)} \\ + CB \text{ (} \overline{I_5} + \overline{I_4} + \overline{I_3} \text{) (ARILOG)} \\ + \text{CARRY (ARILOG)}$$

$$D(\text{ZERO}) = \text{ITG (ARILOG)} \\ + \text{ZERO (ARILOG) [} \overline{I_5} \overline{I_4} \overline{I_3} + \\ + (\overline{A_{-1}} Y CB + A_{-1} \overline{Y} CB + A_{-1} Y \overline{CB} + \overline{A_{-1}} \overline{Y} \overline{CB}) \cdot \overline{I_5} \overline{I_4} \overline{I_3} \text{]} \\ + \text{ZERO (ARILOG)}$$

$$D(\text{SIGN}) = (\text{ARILOG}) [D(A7) \cdot \overline{I_5} \overline{I_4} \overline{I_3} + \\ + (\overline{A_{-1}} \overline{Y} CB + \overline{A_{-1}} Y \overline{CB} + \overline{A_{-1}} \overline{Y} CB + A_{-1} Y CB) \overline{I_5} \overline{I_4} \overline{I_3}] \\ + \text{SIGN} \cdot \overline{\text{ARILOG}}$$

$$D(\text{PARITY}) = \overline{\text{ITG}} \cdot \text{ARILOG} [(D(A7) \cdot \overline{\text{PARITY}} + \overline{D(A7)} \cdot \text{PARITY}) \overline{I_5} \overline{I_4} \overline{I_3} \\ + (\overline{A_{-1}} Y CB + A_{-1} \overline{Y} CB + A_{-1} Y \overline{CB} + \overline{A_{-1}} \overline{Y} \overline{CB}) \text{PARITY} \\ + [A_{-1} \overline{Y} \overline{CB} + \overline{A_{-1}} Y CB + \overline{A_{-1}} \overline{Y} CB + A_{-1} Y CB] \text{PARITY}] \cdot \overline{I_5} \overline{I_4} \overline{I_3} \\ + \text{PARITY (ARILOG)}$$

$$D(B7) = (\text{DEN } \overline{I_5} \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot B_{-1}$$

$$D(C7) = (\text{DEN } \overline{I_5} \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot C_{-1}$$

$$D(D7) = (\text{DEN } \overline{I_5} \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot D_{-1}$$

$$D(E7) = (\text{DEN } I_5 \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot E_{-1}$$

$$D(H7) = (\text{DEN } I_5 \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot H_{-1}$$

$$D(L7) = (\text{DEN } I_5 \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot L_{-1}$$

$$D(M7) = (\text{DEN } I_5 \overline{I_4} \overline{I_3}) \cdot Y + \overline{(-\text{DITTO-})} \cdot M_{-1}$$

$$D(N7) = M_{-1}$$

NOTE: 1-BIT INTRINSIC DELAY
ASSUMED FOR ALL EQUATIONS

C73 D73000
ALL EQUATIONS
5/12/70 JWB

$$\begin{aligned}
 D(A7) = & A_{-1} \bar{Y} \bar{CB} (\bar{I}_5 + \bar{I}_4 I_3) \text{ (ARITH)} \\
 & + \bar{A}_{-1} Y \bar{CB} (\quad) (\quad) \\
 & + \bar{A}_{-1} \bar{Y} CB (\bar{I}_5) (\quad) \\
 & + A_{-1} Y CB (\bar{I}_5) (\quad) \\
 & + A_{-1} Y (\bar{I}_5 \bar{I}_4 \bar{I}_3) (\quad) \\
 & + (A_{-1} + Y) (\bar{I}_5 \bar{I}_4 \bar{I}_3) (\quad) \\
 & + A_0 \text{ (SEN)} \\
 & + (A_{-1} \bar{I}_5 \bar{I}_4 + A_0 \bar{I}_5) \text{ (SEN)} \\
 & + Y (\bar{I}_5 \bar{I}_4 \bar{I}_3 \text{ DEN}) \\
 & + A_{-1} (\bar{I}_5 \bar{I}_4 \bar{I}_3 \text{ ARITH} + \bar{I}_2 \bar{I}_1 \bar{I}_0 \text{ SEN} + \text{KEEPH})
 \end{aligned}$$

$$\begin{aligned}
 CB = & \text{CARRY} (\bar{I}_5) (\bar{I}_5, I_3) \\
 & + A_{-1} Y CB (\bar{I}_5) (\bar{I}_5 \bar{I}_4) \\
 & + A_{-1} Y CB (\quad) (\quad) \\
 & + A_{-1} Y CB (\quad) (\bar{I}_5 + I_4 I_3) \\
 & + A_{-1} Y CB (\quad) (\quad) \\
 & + A_{-1} Y CB (\quad) (\bar{I}_5 I_4 + I_4 I_3) \\
 & + A_{-1} Y CB (\quad) (\quad)
 \end{aligned}$$

$$\begin{aligned}
 Y = & (\text{SEN}) (\bar{I}_2 \bar{I}_1 \bar{I}_0) A_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) B_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) C_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) D_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) E_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) H_0 \\
 & + (\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) K_0 \\
 & + [(\quad) (\bar{I}_2 \bar{I}_1 \bar{I}_0) + \text{MMH}] M_0
 \end{aligned}$$

$$\bar{I}_0 = \text{NNN} \cdot N_0 + \text{NNN} \cdot K_0$$

NOTE

1-BIT INTRINSIC
DELAY ASSUMED
FOR ALL EQUATIONS

IT	DEC	ALU:	[CB D(A?)]	A7	A6	A5	A4	A3	A2	A1	A0	[A-1	Y]
-				7	6	5	4	3	2	1	0	x	
0													0
1	0B												
2													
3													
4													(B0)
5				7	6	5	4	3	2	1	0		
6					7						1	0	B0
7						7					2	1	B1
8				00			7				3	2	
9				01	00			7			4	3	
A				02	01				7		5	4	
B				03	02					7	6	5	
C				04	03						7	6	
D				05	04							7	
E				06	05								7
F				07	06								B7
				07	07	07	07	07	07	07	07	07	07


d1(xFR)

CB0
↓
1
↓
2

CARRY ← CB10

CTE DP2200
TIMING DIAGRAM
"ARILDG" INSTRUCTIONS








SWR 5/12/70



CTC DP2200 REGISTER LOGIC

g.w.

CTC DP 2200
LOGIC SYMBOL DESCRIPTION







TRANSFER GATE


CTC DP 2200



QMS

COMPLEX GATES



DECODE MATRIX






NOTE: IN SOME CASES V_{GG} MAY BE REPLACED BY AN APPROPRIATE CLOCK

100-100-100-100

SIZE	
SYM	REVISION



TOGGLE FLIP FLOP

PROPRIETARY INFORMATION

MATERIAL		
FINISH		
	NEXT ASSEMBLY	QTY
TOLERANCES UNLESS SPECIFIED		
DRAFTSMAN	DATE	XXXX ± 0.005 XXX ± 0.05 XX ± 0.10 X ± 0.30
DC. NER	DATE	ANGLES = 15 MIN (= 0-4 10 INCHES) AXIS OF TAPPED HOLES 90° ± 1° MACHINED DIAMETERS CONCENTRICITY 004 T.R. ALL DIMENSIONS ARE IN INCHES REMOVE ALL BURRS AND SHARP EDGES DO NOT SCALE THIS DRAWING
CHECKER	DATE	
ENGINEER	DATE	
APPROVED	DATE	HOLE TOLERANCES
RELEASED	DATE	0.25 THRU .125 ± .004 - .001 .125 THRU .250 ± .005 - .001 .251 THRU .500 ± .006 - .001 .501 THRU .750 ± .008 - .001 .751 THRU 1.000 ± .010 - .001 1.001 THRU 2.000 ± .012 - .001
		SURFACE ✓ ROUGHNESS

TEXAS INSTRUMENTS INCORPORATED SEMICONDUCTOR COMPONENTS DIVISION	CODE IDENT NO 01295
--	------------------------

TITLE
EXAMPLE OF LOGIC
SIMULATION IN
SIMOS CTC DP 2200

SCALE	A	SHEET
-------	---	-------

SIMOS CODING FORMAT

DATE	PAGE	OF
------	------	----

SHEET

KEYPUNCH, VERIFY, LIST, AND RETURN TO REQUESTER AT:

<input type="checkbox"/> 7074	<input type="checkbox"/> 1620	EXTENSION NO.
<input type="checkbox"/> 1401	<input type="checkbox"/>	

KEYPUNCH, VERIFY, LIST, AND ADD TO REQUESTER'S DECK NO.

RUN AND RETURN TO REQUESTER AT:

REQUESTOR	PROGRAM NO.	DIVISION	COST CENTER	E.O./O.O./W.O./ACCOUNT NO.
-----------	-------------	----------	-------------	----------------------------

	1	5	10	15	20	25	30	35	40	45	50	55	60	65	70	75	80
01	1	TIG	1	10										2	1		
02	2	T2G	1	1	9												
03	3	T2G	2	6	9												
04	4	T2G	1	1	7												
05	5	T2G	2	7	8												
06	6	CKG	1	2										3			
07	7	CKG	2	3										4			
08	8	CKG	1	4										5			
09	9	CKG	2	5										6			
10	10	GEN		503	12	4	8							0		1	
11																	
12																	
13																	
14																	
15																	
16																	
17																	
18																	
19																	
20																	
21																	
22																	
23																	
24																	
25																	
26																	
27																	
28																	
29																	
30																	

SIZE

△

△

